Selective Language

  1. English
  2. 繁体中文
  3. Беларусь
  4. Български език
  5. polski
  6. فارسی
  7. Dansk
  8. Deutsch
  9. русский
  10. Français
  11. Pilipino
  12. Suomi
  13. საქართველო
  14. 한국의
  15. Hausa
  16. Nederland
  17. Čeština
  18. Hrvatska
  19. lietuvių
  20. românesc
  21. Melayu
  22. Kongeriket
  23. Português
  24. Svenska
  25. Cрпски
  26. ภาษาไทย
  27. Türk dili
  28. Україна
  29. español
  30. עִבְרִית
  31. Magyarország
  32. Italia
  33. Indonesia
  34. Tiếng Việt
  35. हिंदी
(Click on the blank space to close)
HomeNewsEntering the era of AI and IC design: Where is EES suitable?

Entering the era of AI and IC design: Where is EES suitable?

Feb21
Recently, the development of software has exceeded the hardware, at least at the industry level. This transcendence is due to the slow design cycle of IC. It usually takes several years from academia to the industrial community, and then it takes several years from the industry to the market. On the other hand, software can have rapid iteration luxury, and changes can happen overnight.

Many world's largest technology companies are very interested in the role of information technology in the design of integrated circuits. For example, some companies are considering using machine learning in the design of NVIDIA integrated circuits. Cadence focuses on using artificial intelligence simulation tools in China to improve verification and power consumption analysis.

Another company has shown interest in this concept since 2000. Last year, it was Google. Considering the artificial intelligence trend of IC design, this article will discuss how Google uses artificial intelligence to accelerate the IC design process and its impact on daily electronic equipment.

Google's IC cloth planning artificial intelligence
One of the most time -consuming aspects of any IC design is the chip layout, that is, while meeting the design constraints, the layout of various circuit modules is to optimize power consumption, area, performance and signal integrity.

Google's thesis discusses the application of "deep strengthening learning" in chip layout. This is a solution to accelerate IC design published in "Nature".

Google's solution uses a specially developed -based graphical neural network, which uses the chip mesh as input and generates edges and macro embedded as output. The output is then passed to the feed neural network, and the network output has a study of the characteristics of chip characteristics. This process continues to repeat, optimizing the average line length, congestion, area, power and performance.

This process may complete the chip layout planning within a small part of humans. In addition, this technology can also analyze more design possibilities than humans, so that it can spit out cheaper and smaller chip design in a shorter time.

Although this possible solution sounds like a method that helps to speed up the IC design process, and generally speaking, it helps EES's workflow, it does raise some problems. One question is, how can this affect electrical engineers?

Enlightenment to engineers
In many fields, people are afraid of AI to snatch their work, and electrical engineering is no exception; however, the question is: Is this fear legal?

The first thing to consider is that, as usual, just like Google, these design artificial intelligence replaces lower -level design attention points. Therefore, the general empirical law may be that if something has the potential to automate, it may not need to be deeply knowledgeable, and it may not be a good use of engineers' time.

From this perspective, this increasing automation can be regarded as a good thing that can be regarded as EES, allowing them to focus on more important design aspects. However, more complicated stages in the IC design process often require deeper professional knowledge, applied specific knowledge and many years of training, which makes it unlikely to be automated by artificial intelligence (at least currently).

On the other hand, people who work in areas that require less professional knowledge may be afraid that their work will be replaced by automation, which is a reasonable concern. However, no matter how good artificial intelligence becomes, the IC design is still too expensive, and it cannot tolerate computer work without human engineers' vision testing and signing.

Layout engineers are more likely to lose their jobs. Their roles will transfer a large number of physical layout to analysis, verification, and confirmation of designs completed by artificial intelligence software.


For more electronic components requirements,pls see:https://www.megasourceel.com/products.html

MegaSource Co., LTD.