



### DEMO MANUAL DC2685A

# DC2683A and DC2684A LTC4292/LTC4291 4-Port IEEE 802.3bt PSE

### DESCRIPTION

Demonstration circuit DC2685A is a 4-port IEEE 802.3bt power sourcing equipment (PSE) composed of a DC2684A (daughter card) and DC2683A (motherboard). The DC2685A (kit) is used for evaluation of the LTC4292/LTC4291 PSE chipset. Up to four IEEE 802.3af, IEEE 802.3at, or IEEE 802.3bt powered devices (PDs) can be connected and powered from this system using a single power supply. A DC590 is connected to the DC2685A for  $I^2C$  interfacing with QuikEva $I^TM$ .

This demonstration manual provides a quick start procedure, a DC2684A daughter card overview, a DC2683A mother board overview, schematics, and layout printouts.

Design files for this circuit board are available at http://www.analog.com/DC2685A

All registered trademarks and trademarks are the property of their respective owners.

### **BOARD PHOTO**



### **QUICK START PROCEDURE**

Follow the quick start procedure below for basic operation of the DC2685A kit. Refer to Figure 1 through Figure 3 and Table 1 through Table 4 for proper equipment setup.

- On the DC2684A daughter card set 4PV# jumper JP2 (Figure 1) to a selected 4-Pair Valid setting as shown in Table 1.
- 2. On the DC2684A daughter card set PM1 jumper JP4 and PM0 jumper JP3 (Figure 1) to the power mode for evaluation specified in Table 2.
- 3. Align pin 1 of the 30-pin male connector on the DC2684A daughter card with pin 1 of the 30-pin female connector on the DC2683A motherboard as shown in Figure 2. Pin 12 is polarized to assist with the alignment. Carefully push the daughter card straight down until the male and female 30-pin connectors are flush with each other.
- 4. Connect a supply to the motherboard with the positive rail to AGND (+) and negative rail to  $V_{EE}$  (–) as shown in Figure 3. Use a power supply capable of sourcing the maximum delivered power for all four ports set by JP3 and JP4 on the daughter card (or  $I^2C$  configured power). Ramp the supply up to within the recommended voltage range specified in Table 3.

- 5. Set the LTC4292/LTC4291 I<sup>2</sup>C address switch SW1 on the motherboard to the one of the four addresses shown in Table 4.
- 6. On the DC590, set the VCCIO jumper JP6 to 3.3V. (Refer to Table 5 and the DC590 demo manual for further instructions for the DC590.)
- 7. Connect the DC590 to the DC2683A at connector J6 with a 14-pin ribbon cable as shown in Figure 3 and open the QuikEval GUI. A GUI for the LTC4292/LTC4291 is brought up by QuikEval. (Follow the DC590 demo manual instructions if this has not been previously setup.)
- 8. Follow the instructions in the LTC4291 PSE GUI Users Manual for GUI operation. Firmware must be downloaded before proceeding with evaluation of the LTC4292/LTC4291.
- Connect up to four PDs to the DC2685A RJ45 connector J1, bottom row ports 1-4 as shown in Figure 3.
- 10. Optionally a 1000BASE-T data source may be connected to the DC2685A RJ45 connector J1, top row ports 1-4 for data pass through testing.

## **QUICK START PROCEDURE**




Figure 1. DC2684A Jumpers: 4PV#, PM0 and PM1




Figure 2. Inserting the DC268A Daughter Card Into J7 of the DC2683A Motherboard

## **QUICK START PROCEDURE**

Table 1. DC2684A 4PV# Jumper Settings

JUMPER	SETTING	OPERATION
4PV# (JP2)	L0	Port powered only when both pairsets present a valid signature
	HI	Any pairset presenting a valid signature is powered

Table 2. DC2684A Auto Mode Maximum Delivered Power Capabilities Jumper Settings

PM1 (JP4)	PMO (JP3)	Max Port Power (Single-Signature)	Max Pairset Power (Dual-Signature)
L0	L0	40W	13W
L0	HI	51W	25.5W
HI	L0	62W	25.5W
HI	HI	71.3W	35.6W

Table 3. DC2685A Power Supply Voltage Range per PSE Type

IEEE TYPE	Supply Voltage Range
Type 3	51V to 57V
Type 4	53V to 57V

Table 4. DC2685A Address Settings

SW3		ADDRESS
AD3	AD2	ADDRESS
L0	L0	20h
L0	HI	24h
HI	L0	28h
HI	HI	2Ch




Figure 3. DC2685A Kit Connections

### **DEMONSTRATION CIRCUIT 2684A DAUGHTER CARD**

Demonstration circuit 2684A is an IEEE 802.3bt 8-channel PSE daughter card that features the LTC4292/LTC4291 chipset. This daughter card mates with a 4-Port, 4-Pair PoE motherboard for use in IEEE 802.3bt Type 3 or 4 compliant Power over Ethernet PSE systems.

#### **Board Layout**

Parts placement, sense resistor block and Kelvin sensing, copper fill, trace routing, and spacing are crucial for LTC4292/LTC4291 chipset operation, robustness, and measurement accuracy. It is imperative to follow the layout requirements specified in the LTC4292/

LTC4291 data sheet. The DC2684A demonstrates proper LTC4292/LTC4291 board layout on a compact daughter card approximately the height and width of a  $2 \times 4$  RJ45 connector.

#### **Isolation and Power Supplies**

The LTC4292/LTC4291 chipset provides communication across an isolation barrier through a data transformer (Figure 4). All digital pins reside on the digital ground reference and are isolated from the analog PoE supply on the daughter card layout. A  $V_{DD}$  logic supply and  $V_{EE}$  PoE supply is brought in at the 30-pin connector J1.




Figure 4. DC2684A Digital and Analog Isolation

### **DEMONSTRATION CIRCUIT 2684A DAUGHTER CARD**

#### I/O LED Indicators

The DC2684A features two LEDs to indicate the states of the LTC4292/LTC4291 general purpose input/output pins GP0 and GP1. These pins are configured as inputs or outputs via I<sup>2</sup>C. GP1 and GP0 are referenced to DGND and driven by the LTC4291 when set as outputs (Figure 5). J2 provides test points for these pins.




Figure 5. DC2684A, LTC4291 General Purpose I/O LED Indicators

### I<sup>2</sup>C Communication and Addressing

The LTC4292/LTC4291 internal registers are accessed via I<sup>2</sup>C to read and/or write configuration, status, events and interrupt registers. The I<sup>2</sup>C lines SDAOUT, SDAIN and SCL connect to the 30-pin connector (Figure 6). Subsequently, the I<sup>2</sup>C bus is accessed on the motherboard. SDAOUT and SDAIN are tied together through shunt resistor R11 on the DC2684A for a common SDA line.

The LTC4291 address pins ADO and AD1 are tied to DGND through shunt resistors R9 and R10 respectively. This sets these two address bits low. Address pins AD2 and AD3 are brought out to the 30-pin connector for configuration on the motherboard. See Figure 6 and Table 4.

#### **4PV# Jumpers**

The 4PVALID pin of the LTC4291 is set by the 4PV# jumper JP2 on the DC2684A. See Table 1 for jumper settings. This jumper configuration along with Auto mode reset state is used to automatically determine the number of powered pairs. Refer to Table 1 for the configuration description.




Figure 6. DC2684A, LTC4291 I<sup>2</sup>C and Address Connections

#### **Power Mode and Power Path Components**

The DC2684A power mode jumpers PM1 and PM0 either tie the respective LTC4292/LTC4291 PWRMD1 and PWRMD0 pins to  $V_{EE}$  or CAP2 through a  $100\Omega$  resistor. This configures the maximum port output power in the Auto mode reset state (see Table 2). The power path components (Hot Swap MOSFETs and resistors) for each channel on the DC2684A have been selected to handle all four power levels.

#### **Surge Protection**

The DC2684A has basic surge protection components across the  $V_{EE}$  supply,  $V_{EE}$  and AGNDP supply pins, and OUTnM pins. Refer to the LTC4292/LTC4291 hardware data sheet for further details on surge protection. D5 and C27 on the DC2684A provide example bulk TVS and capacitance components; these components must be sized to the final system requirements.

### **DEMONSTRATION CIRCUIT 2683A MOTHER BOARD**

Demonstration circuit 2683A is a 4-Port, 2-channels per port IEEE 802.3bt PoE PSE motherboard. This board accepts an IEEE 802.3bt four port PSE daughter card featuring the LTC4292/LTC4291 chipset.

#### **Daughter Card Insertion Precautions**

When inserting or removing the daughter card into the DC2683A motherboard, verify all supplies and LEDs are off. Push the card straight down for insertion or pull straight up for removal to avoid bending the connector pins. Follow the instructions in the Quick Start Procedure for alignment.

#### Main V<sub>FF</sub> PoE Supply

The  $V_{EE}$  supply is the main PoE supply and connects to the DC2683A with the positive rail to AGND (+) and the negative rail to  $V_{EE}$  (–) as shown in Figure 3 of the Quick Start Procedure. The voltage must be within the range shown in Table 3 depending on the application PSE type. For full load testing at each port, choose a power supply that is set with a current limit higher than the maximum allowed output power at each port.

### **Onboard 3.3V Supply**

The DC2683A motherboard has an onboard (non-isolated) 3.3V LDO for the LTC4292/LTC4291  $V_{DD}$  supply which is generated from the  $V_{EE}$  supply. This onboard logic supply is for demonstration purpose to allow for a single supply connection to the DC2685A kit. DGND is tied to  $V_{EE}$  through shunt resistor R42. To isolate the logic supply from the PoE supply, remove R42 and R41 and apply an external isolated 3.3V supply across  $V_{DD}$  and DGND. If the DC2685A kit is connected in parallel for multi-quad port evaluation, verify all ground connections are correct before applying power.

#### **LED Indicators**

V<sub>EE</sub> LED (D5) and V<sub>DD</sub> LED (D7) indicate if a voltage is present at these supplies. Verify these LEDs are off before inserting or removing the daughter card.

Each pairset channel (2 per port) has a respective OUTnM LED to indicate if the channel is powered on with PoE.

The  $\overline{\text{INT}}$  LED (D6) indicates if the interrupt line is pulled low by the daughter card. When the interrupt is cleared (high) via I<sup>2</sup>C interrupt servicing, the LED is turned off.

#### **Digital Connections**

The DC590 (USB to I<sup>2</sup>C) controller board is connected to the DC2683A at J6 through a 14-pin ribbon cable. The QuikEval software must be previously installed. When QuikEval is opened, the software will automatically detect the DC2685A kit and open the LTC4291 GUI.

I<sup>2</sup>C address pins AD3 and AD2 are set with a 2-bit switch SW3 on the DC2683A. Refer to Table 4 for setting the individual I<sup>2</sup>C address for each DC2685A kit.

Turret digital test points for SCL, SDA, DGND, INT, MSD, and RESET are provided on the DC2683A.

#### **RJ45 Connections**

PDs are connected using an Ethernet cable to any of the bottom row ports at  $2 \times 4$ , RJ45 connector J1 on the DC2683A. Test points for each channel output OUT1A through OUT4B, are provided. Optionally, an Ethernet data source may be connected with an Ethernet cable to any of the top row ports at J1.

#### MSD and RESET Pushbuttons

Pushbutton switch SW1, when pressed, pulls the RESET pin of the daughter card logic low. The PSE controller is then held inactive with all ports off. When SW1 is released, RESET is pulled high, and the PSE returns to the AUTO pin reset state.

Pushbutton switch SW2, when pressed, pulls the maskable shutdown input ( $\overline{\text{MSD}}$ ) pin of the daughter card logic low. When pressed, all ports that have their corresponding mask bit set in the mconfig register of the PSE controller will be shutdown. These ports must then be manually re-enabled via I<sup>2</sup>C or by resetting the PSE.


# DEMO MANUAL DC2685A

# **SUPPLEMENTARY**

Table 5. DC590 Jumper Selection. Refer to the DC590 Demo Manual for Further Details.

JUMPER	SETTING	OPERATION
JP1	PROG	Microcontroller in-circuit programming header. Do NOT install jumper; make no connections.
JP2	MODE	Do NOT install jumper; make no connections.
JP3	Watchdog Enables	Do NOT install jumper; make no connections.
JP4	EE	Jumper MUST be in the EN position.
JP5	SW (Right Hand Side)	MUST be in the ON position. See Connections section.
	ISO (Left Hand Side)	Controls the isolated supply. See Connections section.
JP6	VCCA Control	See Connections section.

### DC2684A DAUGHTER CARD LAYOUT FILES



TOP SILKSCREEN


ANALOG DEVICES

DC2684A-2

LTC4291IUF, LTC4292IUJ

IEEE 802.3bt 8-CHANNEL PSE DAUGHTER CARD

Figure 7. DC2684A Top Silkscreen



LAYER 1 - TOP LAYER

DATE: 02-08-18

**ANALOG DEVICES** 


DC2684A-2

LTC4291IUF, LTC4292IUJ

IEEE 802.3bt 8-CHANNEL PSE DAUGHTER CARD

Figure 8. DC2684A Top Layer

### DC2684A DAUGHTER CARD LAYOUT FILES




LAYER 2 - GND+VEE PLANE 1 DATE: 02-08-18

ANALOG DEVICES

DC2684A-2 LTC4291IUF, LTC4292IUJ

IEEE 802.3bt 8-CHANNEL PSE DAUGHTER CARD

Figure 9. DC2684A Inner Layer 2



LAYER 3 - GND+VEE PLANE 2 DATE: 02-08-18


**ANALOG DEVICES** 

DC2684A-2 LTC4291IUF, LTC4292IUJ

IEEE 802.3bt 8-CHANNEL PSE DAUGHTER CARD

Figure 10. DC2684A Inner Layer 3

### DC2684A DAUGHTER CARD LAYOUT FILES




LAYER 4 - BOTTOM LAYER DATE: 02-08-18

ANALOG DEVICES

DC2684A-2 LTC4291IUF, LTC4292IUJ

IEEE 802.3bt 8-CHANNEL PSE DAUGHTER CARD

Figure 11. DC2684A Bottom Layer



BOTTOM SILKSCREEN DATE: 02-09-18

**ANALOG DEVICES** 

DC2684A-2 LTC4291IUF, LTC4292IUJ

IEEE 802.3bt 8-CHANNEL PSE DAUGHTER CARD

Figure 12. DC2684A Bottom Silkscreen






Figure 13. DC2683A Top Silkscreen




LINEAR TECHNOLOGY DATE: 03-06-18 DC2683A-1 IEEE 802.3bt 4-PORT PSE MOTHERBOARD

Figure 14. DC2683A Top Layer




LINEAR TECHNOLOGY DATE: 03-06-18
DC2683A-1 IEEE 802.3bt 4-PORT PSE MOTHERBOARD

Figure 15. DC2683A Inner Layer 2



LAYER 3: VDD+VEL+GND PLANE
LINEAR TECHNOLOGY DATE: 03-06-18
DC2683A-1 IEEE 802.3bt 4-PORT PSE MOTHERBOARD

Figure 16. DC2683A Inner Layer 3




LAYER 4: BOTTOM LAYER

LINEAR TECHNOLOGY DATE: 03-06-18

DC2683A-1 IEEE 802.3bt 4-PORT PSE MOTHERBOARD


Figure 17. DC2683A Bottom Layer



DC2683A-1 IEEE 802.3bt 4-PORT PSE MOTHERBOARD


Figure 18. DC2683A Bottom Silkscreen

### DC2684A DAUGHTER CARD SCHEMATIC




UG-1339 Rev 0


### DC2684A DAUGHTER CARD SCHEMATIC



### DC2683A MOTHERBOARD SCHEMATIC



## DC2683A MOTHERBOARD SCHEMATIC



UG-1339 Rev 0

### DEMO MANUAL DC2685A



#### **ESD Caution**

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### **Legal Terms and Conditions**

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the ROHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND TIS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

UG-1339 Rev 0